RISE Project
Spaces
Apps
Templates
Create
Home
All content
Space settings
Shortcuts
RISE Work Groups
RISE Work Groups
This trigger is hidden
Firmware WG - Meeting notes
Firmware WG - Meeting notes
This trigger is hidden
Troubleshooting articles
Troubleshooting articles
This trigger is hidden
Content
Results will update as you type.
About RISE
•
RISE Governing Board
RISE Work Groups
Compilers and Toolchains WG
Debug and Profiling WG
Developer Infrastructure WG
Distro Integration WG
Firmware WG
Kernel and Virtualization WG
Language Runtimes WG
LR_00: Java
LR_01: Python
LR_02: Go
•
LR_02_0010: Accelerate crypto/internal/edwards25519/field with hand-written assembly
•
LR_02_0011: Accelerate crypto/internal/bigmod with hand-written assembly
•
LR_02_0012: Accelerate internal/bytealg with hand-written assembly
•
LR_02_0013: Implement runtime/libfuzzer
•
LR_02_0014: Implement race detector
•
LR_02_0015: Support for Bitmanip extensions in assembler
•
LR_02_0016: Accelerate crypto/aes with hand-written assembly
•
LR_02_0017: Accelerate crypto/subtle with hand-written assembly
•
LR_02_0018: Accelerate hash/crc32 with hand-written assembly
•
LR_02_0019: Fix unaligned memory access
•
LR_02_001: Build and test Go Runtime on RISC-V
•
LR_02_0020: Implement GORISCV64 for compilation baseline
•
LR_02_0029: Add RISC-V boards to Go upstream CI
•
LR_02_002: Support for Vector extension in Go Assembler
•
LR_02_003: Support for Compressed extension in Go Assembler
•
LR_02_004: Support for hardware feature detection
•
LR_02_005: Accelerate math/big with hand-written assembly
•
LR_02_006: Accelerate math with hand-written assembly
•
LR_02_007: Accelerate crypto/sha256 and crypto/sha512 with hand-written assembly
•
LR_02_008: Accelerate crypto/md5 with hand-written assembly
•
LR_02_009: Accelerate crypto/internal/nistec with hand-written assembly
•
LR_02_021: Test coverage for assembler compressed intruction opcode generation
•
LR_02_022: Use compressed instruction in compiler where optimal
•
LR_02_023: Test coverage for assembler Bitmanip intruction opcode generation
•
LR_02_024: Use Bitmanip instruction in compiler where optimal
•
LR_02_025: Test coverage for assembler Vector intruction opcode generation
•
LR_02_026: Use Vector instruction in compiler where optimal
•
LR_02_027: Support for Vector Crypto extensions in Go Assembler
•
LR_02_028: Test coverage for assembler Vector Crypto intruction opcode generation
•
LR_02_030: Update GORISCV64 to support rva23u64
•
LR_02_031: Add CSR support to the Go assembler
•
LR_02_032: Add Zicond support to the Go assembler
•
LR_02_033: Use Zicond in the Go compiler
•
LR_02_034: Add Zfa support to the Go assembler
•
LR_02_035: Add Cache-Block Management Instructions Support to the Go Assembler
•
LR_02_036: Add Zihintpause support to the Go assembler
•
LR_02_037: Add Wait-on-reservation-set instructions to the Go assembler
•
LR_02_037: Add plugin support for riscv64
•
LR_02_038: Add bitmanip intrinsics to the Go assembler
•
LR_02_039: Implement go tool objdump for riscv64
LR_04: .NET
LR_05: Android Runtime
LR_06: Javascript
LR_07: Rust
LR_08: WebAssembly
Simulator Emulator WG
System Libraries WG
•
Work Group Ways of Working
•
2024 Work Group Presentation Schedule
•
2023 Work Group Presentation Schedule
•
Security Software WG
RISE RFP
•
RISE RISC-V Developers Appreciation Pilot Program
RISE Technical Steering Committee
•
Troubleshooting articles
Wiki
Home
/
/
LR_02: Go
/
LR_02_037: Add Wait-on-reservation-set instructions to the Go assembler
Summarize
LR_02_037: Add Wait-on-reservation-set instructions to the Go assembler
Mark Ryan
Owned by
Mark Ryan
Last updated:
Nov 28, 2024
Loading data...
About
Add support for the Zawrs extension.
Dependency
LR_02_30
Upstreaming
ONGOING
Upstream version
Contacts
Ludovic Henry