Simulator Emulator Projects

Link to Spreadsheet

Topic IDTopic NamePriorityDevelopmentUpstreamingDependencyTentative ETACompanyContactComments
Spike (00)
SE_00_001Spike Vector code cleanupMediumUnknownUnknown
2024Rivos?
SE_00_002Spike ongoing enhancementUnknownUnknownUnknown
?SiFive?
QEMU (01)
SE_01_001QEMU linux-user riscv_hwprobe syscal supportHighCompletedInProgress
Q3 2023RivosRobbin Ehn[PATCH] linux-user/riscv: Add syscall riscv_hwprobe
SE_01_002QEMU AIA support enhancements - IRQ filteringHighCompletedInProgress
Q2 2023RivosRajnesh Kanwal[PATCH v2 0/6] target/riscv: Add RISC-V Virtual IRQs and IRQ filtering support​
SE_01_003QEMU WorldGuard supportHighUnknownNotStarted
Q3 2023SiFiveJim ShuFeature was mentioned in a perhaps related series: [PATCH v3] hw/riscv/virt: Add a second UART for secure world
SE_01_004QEMU IOPMP supportHighCompletedUnknown
Q4 2023AndesRich Chuang
SE_01_005QEMU PCIe passthru on x86 hostsHighCompletedNotStarted
Q4 2023IntelFei Wu (Intel)
SE_01_006QEMU vendor extension framework supportHighInProgressInProgress
?T-HeadYunhai (Alibaba)Split from an unique item in the old table. How does this relate with "[PATCH 0/9] disas/riscv: Add vendor extension support"?
SE_01_007QEMU Profile Extension supportUnknownUnknownNotStarted
?T-HeadYunhai (Alibaba)Split from an unique item in the old table
SE_01_008QEMU SXL32 supportMediumNotStartedNotStarted
?T-HeadYunhai (Alibaba)Split from an unique item in the old table
SE_01_009QEMU ACPI support for AIAHighCompletedInProgress
Q4 2023VentanaSunil V L
SE_01_010QEMU ACPI support for PLICHighCompletedNotStarted
Q4 2023IntelHaibo Xu
SE_01_011QEMU RVA22U64/S64 profile supportHighInProgressNotStarted
Q4 2023VentanaDaniel Barboza
SE_01_012QEMU RISC-V TCG target supportMediumNotStartedNotStarted
2024

Enable qemu linux-user mode when running in native RiSC-V to run binaries from other architectures
SE_01_013QEMU API query CPU extensionsUnknownNotStartedNotStarted


LIU Zhiwei
SE_01_014QEMU query-cpu-model-expansion APIHighCompletedInProgress
Q4 2023VentanaDaniel Barboza
SE_01_015QEMU RISC-V IOMMU supportHighCompletedInProgress
Q4 2023RivosTomasz Jeznach
SE_01_016QEMU linux-user hwprobe kernel parityUnknownInProgressInProgress
2024VentanaDaniel Barboza
SE_01_017QEMU ACPI SPCR support  for RISC-VMediumInProgressNotStarted
1H2024Community (StartFive)
JeeHeng Sia

SE_01_018QEMU ACPI PPTT support for RISC-VMediumInProgressNotStarted
1H2024Community (StartFive)
JeeHeng Sia

SE_01_019QEMU ACPI SRAT/SLIT(NUMA) support for RISC-VMediumInProgressNotStarted
1H2024IntelHaibo Xu
SE_01_020QEMU SMBIOS support for RISC-VMediumNotStartedNotStarted
2H2024IntelHaibo Xu
SE_01_021QEMU RVA23 profile supportNotStartedNotStartedNotStarted
2024VentanaDaniel Barboza
SE_01_022QEMU P Extension supportNotStartedNotStartedNotStarted
2025AndesYu-Ming Chang
SE_01_023QEMU RISC-V IOMMU enhancementsMediumCompletedNot started
2025VentanaDaniel Barboza
QEMU Vector-related Support (02)
SE_02_001QEMU Vector Crypto supportHighInProgressInProgress
Q2 2023SiFiveFrank ChangIn conjuntion with CodeThink, [PATCH v3 00/19] Add RISC-V vector cryptographic instruction set support
SE_02_002QEMU Vector/Crypto and other ISA extension supportHighUnknownUnknown
Q4 2023AndesRich Chuang
SE_02_003QEMU Vector TCG Host-Native implementationUnknownUnknownNotStarted
2024SiFiveFrank Chang
SE_02_004QEMU RVV performance enhancementsLowInProgressNotStarted
2024VentanaDaniel BarbozaLong term item that will require core TCG changes. Any help welcome
Uncategorized items (03)
SE_03_001Remove prematurely merged non-standards from QEMUMediumUnknownNotStarted
2024SiFivePaul Walmsley <paul.walmsley@sifive.com>ACLINT