/
DP_00_005 - Valgrind scalable vector IR
DP_00_005 - Valgrind scalable vector IR
About
Based on previous work and discussion:
https://github.com/intel/valgrind-rvv/tree/poc-rvv
In order to upstream RVV support in Valgrind, we need to introduce a generic scalable vector IR as a common framework, which can accommodate both ARM SVE and RISCV RVV.
Project Scope
A POC of scalable vector IR design in valgrind, which supports both typical ARM SVE and RVV instructions. Based on the patch, start community discussion for aligned direction.
Components and Repos
https://github.com/intel/valgrind-rvv/
Measure of Success
POC should support both ARM SVE and RVV sample apps, using a generic vector IR framework.
RISE Requirement
None
Status
, multiple selections available,
Related content
DP_00_006 - Support mulhsu insn in Valgrind
DP_00_006 - Support mulhsu insn in Valgrind
More like this
DP_00_007 - Support CSR*I instructions in Valgrind
DP_00_007 - Support CSR*I instructions in Valgrind
More like this
CT_00_016 -- Vectorize wrf benchmark from spec2017
CT_00_016 -- Vectorize wrf benchmark from spec2017
More like this
CT_01_018 - Fixed length vector calling convention(LLVM)
CT_01_018 - Fixed length vector calling convention(LLVM)
More like this
LK_01_017 - Svinval support
LK_01_017 - Svinval support
More like this
CT_01_008 - Autovectorization -- Improvements (LLVM)
CT_01_008 - Autovectorization -- Improvements (LLVM)
More like this