/
SE_01_022 - QEMU P Extension support

SE_01_022 - QEMU P Extension support

About

Implement support for the P (RISC-V P Packed SIMD ) extension in QEMU when the spec is frozen/ratified.


References: https://github.com/riscv/riscv-p-spec

Project Scope and Timelines

The project will take place during 2025, or when the spec is at least frozen.

The scope is to support both v0.5.2 and the frozen version.

Components and Repos

Upstream Qemu.

Stakeholders and Partners

Other QEMU for RISC-V contributors, including:

  • RISE
  • External
    • Alistair Francis (QEMU for RISC-V maintainer)

Dependencies

No dependencies.

Measure of Success

An accepted and tested design and implementation in 2025.

RISE Requirements

None (not accounting any of existing engineering investment against RISE resources).

Status


Development

NOTSTARTED


Development Timeline

2025


Dependencies



Upstreaming

NOTSTARTED


Upstream Version



Contacts




Related content

SE_01_021 - QEMU RVA23 profile support
SE_01_021 - QEMU RVA23 profile support
More like this
SE_01_017 - QEMU ACPI SPCR support for RISC-V
SE_01_017 - QEMU ACPI SPCR support for RISC-V
Read with this
SE_01_011 - QEMU RVA22 profiles support
SE_01_011 - QEMU RVA22 profiles support
More like this
Simulator/Emulator 2025 Projects
Simulator/Emulator 2025 Projects
Read with this
SE_02_004 - QEMU RVV performance enhancements
SE_02_004 - QEMU RVV performance enhancements
More like this
SE_01_024 - QEMU RISC-V e-trace support: TCG Trace Ingress Port
SE_01_024 - QEMU RISC-V e-trace support: TCG Trace Ingress Port
Read with this